Variations of power and ground levels affect VLSI circuit performance. Trends in device technology and in packaging have necessitated a revision in conventional delay models. In particular, simple scalable models are needed to predict delays in the presence of uncorrelated power and ground noise.
INTRODUCTION
This paper describes a new model for the change in buffer delay caused by both power and ground supply level variations and level variations between stages in sequences of repeaters. These delay changes are a large component of the total timing jitter for a signal where the jitter accounts for all noise sources such as substrate noise and coupling noise as well as power level noise. There is a substantial amount of previous work in this area, notably papers: [4] [6] [13] [14] [19] . However, for several reasons described below, we believe that the problem bears re-examination and a renewed effort to create a fast, simple model suitable for mass implementation in a modern design flow.
Growth in design sizes and scaling of interconnections have led to the requirement for insertion of very large numbers of buffer/repeaters in recent designs [1] [7] [9] [15] . Among them, [9] proposes an optimum multistage buffer design to drive long uniform lines. [7] and [15] consider simultaneous buffer insertion and wire sizing for timing optimization. [1] presents comprehensive buffer insertion techniques for noise and delay optimization. Because of the buffer/repeaters' preponderance in number, use in heavily loaded nets, and use in clock and timing circuits, buffer delays account for a large percentage of all critical timing nets in a design. In some of these applications, total timing uncertainty (not just worstcase delay) is important. Disturbance of the buffer delay will affect the type, number and position of buffers that optimize the interconnect delay. Therefore, it is essential to take the change of delay into consideration in order to adjust the solution for timing optimization. At the same time, scaling of power supply levels and improving transconductance of devices have increased the sensitivity of buffers to supplylevel-induced delays. Finally, increases in chip-level design scales and modern packaging strategies such as bump bonding have localized supply variations so that buffers in one set of supply levels are driving buffers in another zone with different supply levels. Since power loading is logic switching-dependent and supply sources are localized, power and ground levels need not be inversely correlated as is typical in a wire bonded die.
Under such conditions, power-level-induced delay changes may either increase or decrease the effective delay of a buffer, and successive stages may or may not accumulate incremental delays. One must consider both power and ground levels at the signal source and at the current buffer to derive an equivalent delay change. This value can be substantially smaller than that predicted by superposing ground-bounce and power level changes [3] [5] [10] [20] [21] . The superposition approximation works well only if the variations in the power distribution network are mirrored in the ground network. However, due to changes in packaging technology and the number of pins that can feasibly be devoted to power and ground connections, no single parasitic dominates the noise on the power and ground nets. Yet another trend in technology is the relative reduction of gate parasitics compared to those from the interconnection network. The net effect of this is de-correlation of the power and ground voltage variations which in turn make delay variations much more complex. In particular, the worst-case
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In the following, we analyze the effect of P/G (power/ ground) noise on buffer delay, and present linear, closedform formulas for the corresponding incremental changes in delay based on a short-channel transistor model. The expressions simultaneously model both the power supply and ground levels, resulting in positive (slowdown) or negative (speedup) delay changes. These expressions are intended for inclusion in timing analysis tools and statistical delay estimators as corrections to nominal delay models that account for other effects. The expressions make few assumptions about the specific shape of the P/G noise waveform. Furthermore, they are shown to be largely independent of the buffer load circuit structure, increasing their applicability.
The rest of the paper is organized as follows: sections 2-3 define P/G noise, buffer delay nomenclature, and illustrate the P/G-noise-induced buffer delay change. Section 4 presents our new model. Section 5 demonstrates the accuracy and fidelity of the model. Applications of the model and concluding remarks are presented in sections 6-7. Detailed derivations are given in Appendices A and B.
BUFFER DELAY CONVENTIONS
A buffer is a chain of tapered inverters. Here, we consider buffers consisting of one inverter or two inverters.
Variation of V dd and V ss
We use In small-scale wire-bond packaging styles, a dominant supply level noise source is bond wire inductance in the package. Neglecting I/O current drives, the power and ground noise of the chip due to simultaneous switching typically follows an inverse pattern, and ∆V dd is often symmetric to ∆V ss. However, in modern bump-bonded and low-inductance package styles, the package distributes power over the whole area of the chip (figure 1). Every bump connects to an underlying local power/ground network. To save chip metallization area and improve density, global power distribution metal is reduced in preference to thicker package distribution layers. Increasing design scales causes an increase in long wire loading, and in more wires connecting between different power domains. Logic-level-dependent currents flow between such blocks, causing asymmetric power and ground noise within a block. This noise is increased by the inclusion (within a bump block) of long wire repeater buffers which are often added in a post-placement timing optimization step. Figure 1 shows a simple circuit which uses bump-bond packaging. Each block is defined by the subcircuit supplied by a pair of bumps (V dd /V ss ). Suppose that the cells A to E have transitions. Switching of the buffers A, B and D has a symmetric effect on the power and ground noise ( and ), because they drive loads (consisting largely of parasitic interconnect capacitance) within the same block. On the other hand, switching of the C and E buffers has a non-symmetric effect on and , because they drive loads which are outside of block 1, causing different switching currents to flow through the power and ground ports of block 1. Since wires leaving a block are likely to be physically long, these currents are proportionally large. In general, there is little reason for the currents flowing out of the block via loads to cancel.
Incremental buffer delay change
To allow reference to previous work, it is necessary to formally define the model for buffer delay, as the measurement levels are subject to noise.
Without loss of generality, we define a buffer's ideal delay as the time interval between its input and output voltage reaching 50% of the power supply level. Figure 2 illustrates the definition for an inverter delay given ideal power supply and ground levels. t pHL is the high-to-low delay when the input of the inverter has a rising transition. The input and output transition times are t r and t oT , respectively. Other time values are: t i5 , t o5 , t o1 and t o9, which are times when the
input or output voltage reaches 50%, 10%, and 90% of V dd , respectively.
(3) (4) Figure 3 (a) and (b) illustrate the delay and slope when there is a P/G noise. In figure 3 (a), we assume a bump-bond packaging technique, in which every bump has a small power/ground network, relatively independent of the others. Therefore the low and high voltage levels of the input transition ( ) are independent of the change of power supply and ground level for the buffer. The corresponding buffer delays are and . In figure  3 (b), conventional wire-bond packaging technique is assumed. For such a technique, the dominant noise on the power supply and ground level is often due to the wiring inductance in the package, so the whole chip's power and ground noises are synchronized. Therefore, the voltage level of the input transition ( ) will be the same as that of the buffer. The corresponding buffer delays are and . Because of power supply and ground level changes, we are interested in delay measured at different voltage levels: the 50% point between the ideal V dd and V ss ( and ) , and the 50% point between the disturbed V dd ' and V ss ' ( and ). Hence we have four types of disturbed buffer delays, corresponding to four types of buffer delay changes.
The special output voltage points are defined as follows:
The disturbed high-to-low delay and slope are given by:
where , indicating four different definitions of the disturbed buffer delay and output slope illustrated in figure 3 (a) & (b).
In figure 3 (a) we have and . In figure   3 (b) we have and . Therefore, , With a rising transition at the input, the changes of delay and output transition time are defined as follows:
The results shown in figure 5 are according to the first type of delay definition with j = 1.
P/G NOISE DELAY EFFECTS
The changes of power supply and ground level affect signal propagation through an inverter in several different ways, which will be discussed in this section. 
Differential mode noise
We define the differential mode noise (DMN) ∆V dif as: where and We have observed through HSpice simulations that the voltage difference (V dif ) between the power supply and ground level affects the inverter delay (t pHL /t pLH ), which is the inverter's ability to propagate signals. Similarly, the change of the above difference (∆V dif ) affects the change of delay (∆t pHL /∆t pLH ).
The differential mode noise ∆V dif may become positive or negative, depending on the directions and relative amplitudes of ∆V dd and ∆V ss . The voltage difference (V dif ) between power supply and ground level determines how fast the buffer charges/discharges its capacitive load, so it affects the delay and the transition time of the buffer output. The larger the difference ( ), the faster the output charging/discharging and the smaller the buffer delay ( ), which is stated in observation 1.
Observation1: The buffer delay change is linearly dependent on the differential mode noise (DMN), as will be shown in section 4:
where k d is a positive constant dependent on the device and technology parameters, the input transition times, and the gate load. The expression of k d can be found from equation (A5) in Appendix B. Similar effects hold for both high-tolow delay ∆t pHL and low-to-high delay ∆t pLH .
Common mode noise
We define the common mode noise (CMN) ∆V com as:
CMN modifies the effective switching threshold of the gate. The threshold shift changes the gate delay as illustrated in figure 4 . Figure 4 (a) shows a rising transition arriving at the buffer. Figure 4 (b) illustrates the gate threshold shift and the corresponding delay change caused by the power and ground variations.
In figure 4 (b), N and P are the original points when the NFET switches from cutoff to saturation region and PFET switches from saturation to cutoff, respectively. The 
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, (4) t o9 This causes a shift of the NFET and PFET switching points from N and P to N' and P'. The corresponding switching time shifts to t n ' and t p ' , respectively.
The points N' and P' can be mapped to shifted thresholds in figure 4(a) with ideal power supply and ground level:
We observe in figure 4(b) that:
Obviously, it takes more time for the NFET transistor to be turned on and PFET to be turned off when both power supply and ground level increase.
On the other hand, when power supply and ground level decrease, we have Hence, it takes less time for the NFET transistor to be turned on and PFET to be turned off for decreased power and ground level.
Therefore, we make the following observation:
Observation 2: For an input with a rising transition, the dependency between the common mode noise (CMN) and the buffer delay change can be expressed by:
where k cr is a positive constant determined by the device and technology parameters, input transition time, and the gate load. The expression of k cr can be found from equation (A5) in Appendix B.
Similarly, for an input with a falling transition, the dependency between the common mode noise (CMN) and the buffer delay change can be expressed by:
where k cf ia a positive constant determined by the device and technology parameters, input transition time, and the gate load.
For a rising transition, the effective switching threshold of an inverter is set by the current balance of the two active transistors. For positive common mode noise, this switching threshold is higher, and therefore it is reached later by the rising transition. Thus the delay is increased even though the voltage across the inverter, and hence the current drive, remains constant.
For a falling transition, the effective switching threshold of the gate rises, so that the threshold voltage level is reached earlier, and the effective gate delay decreases. This effect occurs even if the differential mode noise is zero, as it is the switching level -not the current drive -that is altered by the common mode noise.
We note an analogy here: a rising input transition with positive common mode noise can be thought of as climbing a rising mountain, which takes more time than climbing a mountain of initially the same, yet stationary, dimensions. A falling input transition with the same positive common mode noise is analogous to going downhill when the bottom of the mountain rises, which takes less time than descending a corresponding fixed dimensions mountain.
Therefore, common mode noise has a different effect on rising and falling transitions.
Loading effects
Both differential mode noise (DMN) and common mode noise (CMN) change buffer delays. Since the delay change can be of either sign, the noise sources need to be modeled together. Figure 5 shows alternative load configurations and the corresponding simulated delay change (both rising and falling transition) in 0.18µm technology. Note: ∆delay = 0 when ∆V dd = ∆V ss = 0.
In figure 5 (a), the wire load of the inverter is a distributed RC tree network, including vias, extracted from the layout of a real circuit. In figure 5 (b), the wire load is simplified to an RC π-model. In figure 5 (c), the wire load is further simplified to a single resistor plus a single capacitor. In figure 5 (d), an effective loading capacitor is used to replace the inverter's output load. These simplified wire-load models in figures 5(b)-(d) can be obtained using the methods described in [16] . The delay is measured when its input (V i ) and output
) voltage reach 50% of the ideal power supply voltage, respectively. The range for the power and ground noise is from -20% (-0.36 volt) to 20% (0.36 volt) of the power supply voltage, which is set to 1.8 volt for the selected technology. The range for the change of delay is from -30ps to 30ps.
It is interesting to note that each of the four wire load models displays a linear relationship between the change of power/ground level and the change of inverter delay. Furthermore, the linearity improves when the change of power and ground level is smaller than 20%. In practical designs, the tolerable range for the power and ground levels
is usually less than .Thus, the CMN and DMNinduced delays can be superposed as noted below.
Observation 3: For a rising input transition and any of the wire load models described in figure 5 , the incremental change of buffer delay due to P/G noise is expressed as: (8) A similar result applies to a falling input transition: (9) where k 1r , k 1f , k 2r and k 2f are positive constants dependent only on input transition time, gate load, and the device and technology parameters. The actual expressions can be found from equations (11) and (14) in section 4.2, based on the theoretical model. Observation 3 brings in two related observations. Observation 4: Buffer delay change is more sensitive to common mode noise than to differential mode noise for deep submicron designs, and may be dominated by common mode noise in some instances. This is indicated by the fact that the slope along the ∆V com direction is much steeper 10% ± Figure 5 . Buffer delay change induced by P/G noise 
than the slope along the ∆V dif direction in figure 5. It also indicates k 1r > k 2r and k 1f > k 2f in equations (8) and (9) . This will be further discussed in section 4.4.
Observation 5: Common mode noise has different effects on rising and falling transitions. As shown in figure 5 , for a rising transition, with the increase of ∆V com from -0.4 to 0.4 volt, delay change increases. However, for a falling transition, it is with the decrease of ∆V com from 0.4 to -0.4 volt that the delay change increases. This is indicated by different signs associated with (∆V dd + ∆V ss ) in equations (8) and (9) 16] , the distributed RC load of a gate can be simplified into the nearly equivalent π-model shown in figure 5(b) . This π-model is further simplified into an effective capacitance load, shown in figure 5(d) , by equating the average currents for the two load models. Such a capacitance model is inaccurate when the gate is behaving like a resistor [16] . This inaccuracy occurs primarily in the tail portion of the output waveform. However, for our purposes, the buffer delay is measured at the midpoint of the logic swing. Therefore, the inaccuracy in the gate delay (not the wire delay) caused by the effective capacitance model is relatively small, usually less than 5% for the technologies reported in the results. The simplified wire load model is only used to characterize the interconnect's driving point (node o) delay, not the receiving node (node q) delay. A variety of techniques exist [5] [11] in order to model the interconnect delay. In this paper, we focus only on the buffer delay characterization which is typically half of the total wire delay for optimized long wires.
Power and ground noise can either be correlated or largely independent depending on the relative magnitude of the power distribution parasitics and the relative number and activity of signals crossing between power distribution blocks. This noise contributes to the local buffer/inverter delay in a complex way which can either increase or decrease the signal delay. For application in performance estimation, optimization, or analysis, it is useful to develop simple models which can be quickly evaluated and which can be linked to theoretical device models.
THEORETICAL MODEL

Inverter model
In deep submicron circuits, carrier velocity saturation effects predominate. To capture these effects when deriving the signal transition delay and slope values in the presence of power and ground variations, we use the short channel alpha-power law MOSFET model [17] .
From Figure 6 , we have the following nodal equation:
where In deep submicron circuits the signal transitions are fast, so we can ignore the short circuit current [17] [18] . (For the technologies reported in the results, short circuit errors amounted to less than 5% for incremental delay and 20% for incremental transition time, over all simulated cases.) For a rising transition at the inverter input, short circuit current from the NFET is negligible.
The current flowing through NFET (I n ) is computed from the following equation [17] : (10) where CUT, SAT, and LIN represent cutoff, saturation, and linear modes of operation, respectively. And:
The above alpha-power law model is based on four parameters: α (velocity saturation index), V tn (threshold
Figure 6. Propagation of a transition
. For MOSFET in current technology, typical values for these parameters are: , , and . We assume that for a given transistor with a given loading capacitance, the above four values remain unchanged with a small disturbance of power supply and ground levels. Figure 2 shows a typical traversal path for an inverter's operation mode when the input is a rising transition [17] . It is divided into four regions.
In the following two subsections, referring to figures 2~3, we will derive the output waveform and simple formulas to estimate the change of delay and slope induced by the change of V dd and V ss .
Change of buffer delay
The derivation of output waveform can be found in appendix A. According to the results in appendix A, we obtain t i5 ', t o5 ', t o1 ', and t o9 '. By setting ∆V dd and ∆V ss to 0, we can obtain the corresponding t i5 , t o5 , t o1 , and t o9 . In order to differentiate between NFET and PFET, we use subscripts n and p to represent parameters related to NFET and PFET, respectively. According to equations (A5) and (A6) in appendix B, we have:
The change of delay can also be expressed as: (12) where ,
For the four types of delays defined in figure 3 , we obtained the following coefficients:
, , , , Similar equations have been derived for . The main difference is that the four parameters (α, V tp , I D0 , V D0 ) are obtained from the corresponding PMOS, and the polarity of k 1p is reversed compared to that of k 1n : (14) where ,
Equations (11) and (14) match the results in observations 3, 4 and 5.
Theorem 1:
Equations (11) to (15) demonstrate that the incremental change of buffer delay is linear with respect to the power and ground variations.
The coefficient k 1 quantifies the effect of the common mode noise while k 2 characterizes the effect of the differential mode noise on buffer delay. This theorem shows why the observations in sections 3.1 through 3.3 hold. k 1n , k 2n , k 1p and k 2p are equivalent to k 1r , k 2r , k 1f and k 2f defined in observation 3.
Under certain circumstances, the input transition time can be changed by the P/G noise. In other words, , and . The delay change will be slightly different:
where is a function of P/G noise. For example, for the first type of delay change, we have: which can be further simplified to: (16) where , Equation (16) can be transformed into a form similar to that of equation (12): (17) where , Similarly, for the other three types of buffer delay changes, we have:
Lemma 1: Using equation (16), we can easily see that the buffer delay change is linearly related to the power and ground noise regardless of the change of input transition time.
The change of slope
According to equation (A9) in appendix B, we have the change of slope: (18) where h 3 and h 4 are determined by the device and technology parameters, input transition time, and the gate load.
Discussion
In this section, based on the derived equations, we discuss related issues and special cases.
The trend with technological scaling
With shrinking feature sizes, future deep submicron circuits have decreased power supply value V dd and decreased velocity saturation index α, leading to increased values for the coefficients in equation (11) . As a consequence, the buffer delay will become more sensitive to the same power and ground variations despite better packaging.
In classic wire-bond packaging, the power and ground noise were closely correlated for the whole chip. Hence it was appropriate to measure the delay at the 50% point of the changed power supply and ground level. We considered as the default value for the high-to-low delay change. It is dominated by the differential mode noise induced effect, because .
However, in modern packaging, bump-bond techniques are used. The power and ground noise of each block/cell can be relatively independent of all others. Bump bonding has significantly lower parasitics overall -this means that the on-chip distribution network is more important, but only because the sensitivity has increased and the slew rates have increased. It is then appropriate to measure the delay at the 50% point of the ideal power supply and ground level. We consider as the default value for high-to-low delay change. It is more sensitive to the common-mode-noise induced delays, because . This matches the simulation results shown in figure 5 and observation 4. 
Power v.s. ground variation
As we mentioned in section 2.1, power and ground variations are related, but not necessarily correlated. Different combinations of variations exist. Usually IR-drop is discussed when assuming and . Ground-bounce is another special case when and . We list more special cases below.
1. Buffer delay change can be positive (slowdown) or negative (speedup), depending on the polarity of P/G noise, the relative amplitude between ∆V dd and ∆V ss , and the coefficients in equation (11). 2. When the changes of power and ground are in the same direction and have similar amplitudes, we have . According to equation (11), the buffer delay change will be dominated by the effect induced by common mode noise for . However for the fourth type of delay change, we will have .
On the other hand, when ∆V dd and ∆V ss change in the opposite directions and have similar amplitudes, we have . In such a case, if , then , and the buffer delay change will be dominated by the effect induced by the differential mode noise for . is always dominated by the effect of differential mode noise because .
3. Suppose that, at a certain time period, only power variation exists, i.e. . This degrades to a special case described in [19] . For such a case, buffer delay change is linearly proportional to . In fact in [19] it has been experimentally verified that "a given percentage of V dd variation translates directly to the same percentage of delay variation.
Similarly, when there is only a ground variation, buffer
delay change is proportional to the .
Definitions of delay
The expressions for delay and slope depend on how we define and . We obtained our formulas in appendix A and B based on typical cases. Comparing these four different delay definitions, we can see that the same P/ G noise has different effects on different ∆delay. Even though different coefficients have been obtained, they all follow theorem 1.
Change of waveform
Delay expressions will be different when the input/output waveforms differ from the ones shown in figure 2-3 . Through HSPICE simulations, we have observed that the cases shown in figure 2-3 are typical for deep submicron circuits. When t o5 and t o5 ' fall in region 2 or region 4, the expression for becomes a little more complicated, but is still closed form. We don't list all corner cases here.
MODEL VALIDATION
We validated our model in both 0.25µm and 0.18µm technologies. As mentioned in section 4.1, the alpha-power law MOSFET model relies on four parameters: α, V tn , I D0 (drain current at V GS = V DS = V dd ), V DO (drain saturation voltage at V GS = V dd ). These four parameters are not listed in the technology files. We determined these values for each transistor through HSPICE simulation. The extraction of I D0 and V DO are straightforward. We follow the method in [17] to extract α and V tn . Table 1 shows our calculated variations in delay and slope compared to HSpice simulation, for a single inverter with different parameters, in different technologies. 10 sets of data are shown. Incremental delays for very fast (<50pS) rise times are not shown, for they are more accurately modeled than the presented data are. To achieve very high slew rates, wire parasitics are necessarily low so that conventional gate-to-gate nominal delay characterization works well. The approximations made in the incremental delay change model work better for fast slew rates since the short circuit current is reduced, and feed-forward capacitive coupling is modeled in the nominal delay.
In the results, we can see that the model provides accurate estimation for delay variations (∆t pHL ), with less than 5% error relative to HSPICE over a ±20% supply variation range. The model is not as accurate in estimating the change of transition time (∆t oT ). For delay estimation, this is acceptable because ∆t oT has only a second order effect on the delay of the next stage. Note that this modeling technique applies to arbitrary size inverters, loading capacitance, and input transition times. Comparison of the technologies shows the trend of increasing sensitivity to supply-level noise with scaling.
APPLICATIONS
An important feature of the model is its relative lack of dependence on the circuit loading structure. This simplifies inclusion in a design flow as a modification to the existing delay calculation. Iterations may result, because the updated delay will further affect the power and ground level. Since our formulas are very simple, an iterative process may be affordable. This section will show some applications of our modeling technique.
Delay change for special buffer design
To preserve duty cycle, clock buffer chain designs often presume equal input and output transition times. Thus:
Substituting t r and ∆t r into equation (11) 
When ∆t r is ignored, we have:
If ∆t r is not negligible, we have:
where , where
For a falling transition, we have:
Note that equations (19)~(22) are independent of input slope. This result is used below to determine the cumulative jitter in a buffer chain.
Different buffer chains
The linear relationship between the P/G noise and delay change can be used to analyze the delivered jitter for a chain of single-inverter-buffers and a chain of double-inverterbuffers, as shown in figure 7 .
Assume the input is a rising transition. For one stage of a single-inverter-buffer, we have from equation (19):
For one stage of a double-inverter-buffer, we assume a tapered buffer design. According to equations (19) and (22), we have,
where the superscripts (s) and (d) denote the corresponding parameters for single-inverter-buffer and double-inverterbuffer, respectively. And we assume the parameters for both buffer designs are comparable.
In deep submicron technologies, the buffer delay change is more sensitive to the common mode noise than to the differential mode noise. This has been experimentally demonstrated by our simulation results in figure 5 , and theoretically proved by our equation (11) which indicates . In other words, we have: 
When the amplitude of the common mode noise is at least as large as that of the differential mode noise, the delay change of both buffer designs will be dominated by common mode noise. However, when and are comparable, the delay change induced by common mode noise from equation (24) will cancel while the delay change given by the equation (23) will dominate. Hence, we make the following observation:
Observation 6: The delay of a double-inverter-buffer chain is less sensitive to the power/ground noise variations than that of a single-inverter-buffer chain. Figure 8 shows simulation results of buffer delay change for the buffer chains shown in figure 7 . The power/ground noise of each buffer in the chain is independent of the others and ranges over of V dd . Inverter sizes are determined such that both buffer chains in figure 7 have a similar nominal delay (around 280ps). This is done to simplify comparison of the delay changes, because buffer chains with un-correlated delay would be difficult to compare. We choose similar wire loads for each stage. We randomly simulate 20000 combinations of P/G noise induced jitter. The statistics in figure 8 clearly show that the overall delivered jitter (total delay change of the buffer chain) for the double-inverter buffers is smaller than that of a singleinverter buffer chain. In other words, a single-inverter buffer chain has larger delay uncertainty than the double-inverter buffer chain. This provides us a new guideline for design: in terms of power/ground noise avoidance, the double-inverter buffer chain is a better choice. Double-inverter buffers have slightly larger current requirements than inverters due both to tapering and to the domination of load capacitance by the interconnect, so the effect of additional current is minor. This result is affected by rapidly changing power levels primarily in the slow rise-time (RC dominated) extents of the interconnect. However, such effects should be similar for both styles of repeater.
CONCLUSION
Maintaining signal integrity in deep submicron circuits is a difficult problem. Variations of power and ground levels play an important role because this type of noise significantly degrades circuit performance. Deep submicron circuits have decreased power supply level V dd and decreased velocity saturation index α, leading to increased sensitivity of delay to P/G noise. Thus, despite the reduction of noise from lower-inductance packaging, the relative magnitude of the delay changes is still a serious potential problem.
We studied the effects of differential and common mode power/ground noise on buffer delay. Using the α-power law MOSFET model, we derived general formulas to estimate the influence of power and ground noise on delay and slope. As our model does not rely on the circuit structure, it can be incorporated into any existing gate delay calculation techniques. It is simple and accurate. An application in clock buffer chain design shows that repeater chains, using buffers instead of inherently faster inverters, tend to have superior level -induced delay characteristics.
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APPENDIX A: DERIVING THE OUTPUT WAVEFORM IN THE PRESENCE OF POWER AND GROUND NOISE
We first derive the output waveform for figure 3(a) . The derivation is based on the definitions from figures 2 and 3(a).
In region 1, NMOS is in cutoff. So we have:
In region 2, NMOS is in saturation mode, and the input is defined by equation (10) . The output waveform satisfies the following differential equation:
Let
. With initial condition , , we get:
where Referring to figure 3, we have:
In region 3, NMOS is still in saturation mode. But the input is fixed at:
Substituting the above equation into region 2's differential equation, with initial condition (t r , ), we get:
where and is the time when , expressed as follows:
where In region 4, the input is the same as in region 3, but NMOS goes into linear operation mode. The discharging process is described by the following differential equation:
Substituting the initial condition (t D0 ', V D0 ), we get:
where , When , equations (A1), (A2), (A3) and (A4) describe the output waveform with ideal V dd and V ss .
Similar results were obtained when the inverter has a falling transition at its input. In such a case, we consider PMOS to be on, and NMOS to be off. PMOS will start from its cutoff region, traverse the saturation region and finally settle in its linear region.
A similar procedure can be applied to obtain the output waveform for figure 3(b).
APPENDIX B: DERIVING THE BUFFER DELAY CHANGE
We use the derivation of as an example. Derivation and the results for the other three types are similar.
According to the results in appendix A, we obtain t i5 ', t o5 ', t o1 ', t o9 ' and t D0 '. By setting ∆V dd and ∆V ss to 0, we can obtain the corresponding t i5 , t o5 , t o1 , t o9 and t D0 . Therefore, we have: According to figure 3, for the signal transition with disturbed V dd and V ss , we have: where is defined in appendix A.
where t D0 ' and R 3 ' are defined in appendix A.
where According to the definitions in section 3.2, we obtain:
where ,
The change of delay can also be expressed as:
We also obtain the change of slope as follows: --------------------------------------- 
------------------------------------------
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